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or). By decoding each operations code b f  instructions 
read from main memory into a decoder (16) to identify 
indirect addressing instructions of the specified type, 
and then decoding the address that follows in a decoder 
(20) to determine which added memory is associated 
therewith, the associated added memory is selectively 
enabled through a unit (22) while the main memory is 
disabled to permit the instruction to be executed on the 
location to which the effective address of the indirect 
address instruction points, either before the indirect 
address is read from main memory or afterwards, de- 
pending on how the system is arranged by a switch (Si). 
12 Claims, 3 Drawing Figures 
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lengthening the address word for addressing locations 
of memory. 
Still another object of this invention is to provide the 
AUTOMATIC MULTI-BANKING OF MEMORY 
FOR MICROPROCESSORS 
capability of addressing the additional memory with 
5 minimal hardware and programming constraints. 
Briefly, the present invention is implemented in a 
microprocessor system having indirect addressing in- 
structions of a detectable type. An address in the in- 
struction points to a location from which an effective 
10 address is normally read from the same memory from 
which the instruction was read. A special instruction 
decoder determines when an indirect addressing in- 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
BACKGROUND OF T H E  INVENTION 
This invention relates to a memory system for a mi- struction of this detectable type is to be executed. That 
croprocessor, and more particularly to expanding the enables a decoder to determine if the address is associ- 
address space of a microprocessor beyond the total set l 5  ated with an added memory, and also enables an added 
of 2n addresses, where n is the number of bits placed on memory select unit. The effective address may be read 
an address bus to access memory. from the main memory, or the added memory, depend- 
A microprocessor operates with instructions from a ing on how the system is configured, but the effective 
Program stored in memory, often a read-only memory address points to a memory location in the selected 
@OM), to Process data stored in read/write memory, *' added memory. All memories are connected in parallel 
referred to as a random access memory to the address bus, but only the main memory is nor- 
(RAM). a microprocessor Operates On an mally enabled. For an indirect addressing instruction of 
basis, although for many operations, two Or more this detectable type, the main memory is disabled and 
25 time to read the effective address from the main mem- 
words* commonly termed may be combined 
A 16-bit address word allows access to 216 memory 
to precisely 65*536 memory 
the added memory selected is enabled at the appropriate 
ory Or the added memory, and to address the added 
memory selected for the read or write operation in&- 
into a longer word. 
locations, which is 
locations. If the microprocessor operates on an 8-bit 
basis, each location stores 8-bits of data or instructions. In an exemplary microprocessor system having a It thus follows that to read an instruction that requires 30 2-byte address and a l-byte data bus connected to a 
an operand, three bytes must be read from memory main memory, the main memory space is divided into a during three successive clock pulses, a first byte consist- 
cated by the instruction, 
ing of the operations code (Op CODE), and two bytes number Of pages addressed by the high-order byte Of an 
consisting of a low-order address byte (LAB) and a address, each page consisting Of a number Of memory 
The available address space is allocated between a The nLlmber of pages in the address space is 
program addressed by a P-counter, and data addressed 2N, where is the number Of bits in a byte* and the 
be stored in a ROM (usually ofmoderate size-iess than similarly Zn, a total of22Naddress spaces. so in Iddress- 
8k), while the balance of the approximate total of &+k 40 ing main memory* the high-order byte is decoded to 
address space in a RAM is used for data. Both types of selectively enable a page to be W S C d .  The low-order 
memories are addressed by the microprocessor Over a byte applied to a decoder effective on all pages will then 
16-bit bus. access only one memory location in the enabled page. 
In some applications there is significant address space To expand the memory capacity of the microPr'JCessor 
not used, which is to say that the memory is imple- 45 system with a maximum Of 2(N-1) added memories, 
merited with less than 2 n  storage locations. But in appli- where N is the number of bits in a byte, and each added 
cations involving data acquisition, processing and stor- memory is, like the main memory! a m a x h ~ m  of zzN 
age with microprocessors, it is often desirable to have memory locations, additional memories are connected 
memory capacity greater than 2". Necessary instruc- to the high-order byte detector and to the hv-order 
tions occupy much of the memory, leaving insufficient 50 byte on the iddress bus in Parallel with the main mem- 
space in a memory of 2" locations for handling large ory. All added memories are thus addressed in parallel 
amounts of data. To add more storage capacity, the with the main memory, but only a selected one of the  
address word must be increased such as from a 16-bit added memories is enabled for access by indirect ad- 
@-byte) word to a 24-bit (3-bfie) word, but that slows dressing instructions of a detectable set that uses a single 
data handling for now four clock times are required to 55 byte address to fetch a 2-byte effective address out of 
fetch an instruction from memory, and some of the the (ZERO) page of the main memory, Of of the se- 
added memory capacity is given up to storing the lected added memory. In a system which does not use 
longer addresses. In many real-time applications, the 2-byte addresses. and instead uses a 1-byte address, the 
use of longer addresses would so slow computation that maximum number of added memories is 2N instead of 
the ability to keep up with data flow would be lost, 60 2(N-I), but then each memory has only 2 N  address 
computation could no longer be carried out in real-time, spaces instead of 22N. 
and incoming data could be lost. Each indirect addressing instruction of the detectable 
35 locations addressed by the low-order byte of an address. high-order address byte (HAB). 
by the instructions. As noted above, the program may maximum number Of memory locations in a page is 
Y 
set consists of an OP CODE followed by a single byte 
ZERO page address. (The ZERO page address is gen- 
65 erated bv the OP CODE settine HAB to ZERO.) The 
OBJECTS AND SUMMARY OF THE 
INVENTION 
v 
An object of this invention is to provide additional effective address for the instruction is then read out 
memory capacity in a microprocessor system without from the ZERO page address. But if the indirect ad- 
expanding the system address space, Le., without dressing instruction is of the detectable set and the ef- 
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DESCRIPTION OF PREFERRED fective address for the instruction is read from a prede- 
EMBODIMENTS termined section of the ZERO page, the single byte address of the indirect addressing instruction is decoded 
to determine that an added memory is to be accessed for Referring now to FIG. 1 of the drawings, a micro- 
the operation rather than the main memory. 5 processor 10 is provided with a data bus and an address 
In one embodiment, the direct address is read from bus in the usual manner. For the purpose Of  illustrating 
the ZERO page of the added memory selected using the the general concept of the invention, a specific example 
onembyte address of the indirect addressing instruction will be described based on a 8-bit microprocessor, such 
for reading out the low-order address byte (LAB) of the as the 6502 Of the R6500 Of microprocessors 
indirect address, and incrementing the one-byte address 10 having indirect addressing instructions that use one- 
addresses to any location in all available address spaces 
of a main memory 12, and which operates on a small 
15 byte (8-bit) basis. Consequently the data bus is 8-bits 
in the normal manner for all types of indirect addressing byte addresses pointing to a location in the first 256 
instructions to read out the high-order address byte bytes Of memory page) to 2-byte indirect 
(HAB). In another embodiment, selection of the added 
memory is delayed to allow the effective address to be 
read Out Of the page Of the main memory’ and 
then switching to the selected added memory for the wide, the address bus is 16-bits wide, and the memory system has a maximum of 216=65,536 address spaces location of the operation. This second embodiment has 
as an advantage over the first the ability to easily oper- 
ate on the effective address. 
which can be allocated between a ROM for a stored 
program and a RAM for data. 
The main memory can be divided into 256 pages of 20 
The process of One Of the added memories 
deselects (disables) the main memory so that the effec- 
256 memory Jocations per page, A high-order address 
byte (HAB) is decoded by a page decoder 14 to enable 
tive low- and high-order bytes of the effective address one of the 256 pages of main memory to be accessed by 
point to a location in one of the added memories, rather the low-order address byte (LAB), The low-order byte 
than the main memory. In other words, decoding means 25 is the only byte of address read from memory following 
looks at the address of the location where the effective an &bit o p  CODE of an instruction requiring access to 
address is stored, i.e., looks at the Single byte Of the the ZERO page. The high-order address byte is implied 
indirect addressing instruction of the detectable set and by the OP CODE of such an instruction. For absolute 
determines which added memory is to be accessed by addressing instructions a 2-byte address is read from 
the effective address. The single-byte address following 30 memory immediately after the OP CODE, and for an 
the OP CODE of one of the detectable set of indirect indirect address instruction, a 2-byte effective address 
addressing instructions is thus the address of a location for the operation is read from successive memory laca- 
in the ZERO page and also the address of a unique one tions in ZERO page to which the instruction points. 
of the added memories. The operation of the instruction (The single byte address of the indirect address instruc- 
is then carried out using the indirect address in an added 35 tion is incremented automatically to read the next 
memory. The only penalty for this expanded memory is ZERO page byte, the high-order byte of the effective 
the decoding means which is comprised of means for address.) 
detecting the OP CODE of an indirect addressing in- The present invention utilizes indirect addressing 
struction of the detectable set, means for decoding the instructions Of a particular type referred to in the R650  
next byte read from memory to determine that it is an 40 family of microprocessors as “(INDIRECT), Y.” They 
address of one of M dedicated memory locations, where are all of the set with binary of’ CODE ~ x ~ ~ m l ~  
M is the actual number of added memories, thus deter- which renders the set easy to detect. However, 89 will 
mining that the indirect instruction is to become apparent, any detectable set of indirect address- 
operate on a location in a one of M ing instructions could be used according to the present 
added memories having 22N address spaces, and 45 invention to provide for addressing added memories 1 
tions for each added memory, where n is  the number of added memories for access with a 2-byte address, while address bits (16 in the exemplary embodiment disclosed) at the same time disabling the main memory. As noted and is an arbitrary integer equal to or less above, this switch to an added memory may be effected so 2(N- is the number of bits in a byte. before or after fetching the indirect address from a During normal operation, a program counter in the 
page location’ depending upon whether Or not microprocessor addresses the main memory for the next 
the user would prefer to have access to the indirect instruction which is read out of memory one byte at a 
address in the main memory. time. If the instruction requires memory access, more 
The novel features that are considered characteristic 5s than one clock time is required to read the o p  CODE, 
of this invention are set forth with particularity in the which is then in an instruction register, and an 
appended claims. The invention Will best be understood address which is assembled in an address register. In the 
from the following decription when read in connection usual case, two clock times are required to read out two 
with the accompanying drawings. bytes (LAB, HAB), but for an indirect address instruc- 
60 tion, four clock times are required, one for the OP 
CODE, one for an address (LAB) in the ZERO page 
(the ZERO page is implied by the OP CODE) and two 
for a 2-byte (LAB, HAB) effective address. In the fifth 
clock time, the location to which the effective address 
FIG. 2 is a timing diagram useful in understanding the 65 points is operated on. The present invention provides 
for the effective address to point to an address in an 
FIG. 3 illustrates diagramatically the memory system added memory, or to be actually accessed in one of the 
added memories, instead of the main memory, in re- 
for &ectively enabling the corresponding one of the M through M consisting Of a maximum Of 2” locam 
and 
BRIEF 
FIG. 1 is a functional block diagram that illustrates 
OF THE DRAWINGS 
both the method and implementation of the present 
invention. 
operation of the present invention. 
involved in the present invention. 
5 
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sponse to a special instruction decoder 16 enabled by a follows is to be stored in the register 18 for decoding by 
SYNC pulse to receive an OP CODE at the same time the LAB decoder 20. 
the instruction register of the microprocessor receives The OP CODE of any one of the set of special indi- 
the o p  CODE. Which added memory is to be accessed rect addressing instructions decoded enables the regis- 
by the special indirect addressing instruction or to be 5 ter 18 from after the first clock pulse of four to the next 
accessed by the effective address of a special indirect clock pulse. That enables the register 18 to store the 
addressing instruction, depends upon the b - o r d e r  next byte read from memory on the second clock pulse 
byte (LAB) address in the ZERO Page being addressed as shown in FIG. 2. The LAB is immediately decoded 
by the instruction, i.e., LAB read immediately after the by the decoder 20 to enable the added memory select 
o p  CODE, a selected code which the user Programs 10 unit 22 to decode the LAB stored in the register 18 and 
when access to an added memory is desired. enable one of said memories. Since the LAB is one of 
the addresses in the ZERO page dedicated to and asso- 
ciated with a unique one of the added memories, decod- 
ing the particular LAB indicates which added memory 
pulses 
occur, the effective address is read out in bytes, 
This occurs automatically, once the main memory is 
because the LAB of the instruction on the address bus is 
instruction read from main memory, namely the LAB 20 applied to all memories, and the output of the page 
decoders is applied to all memories, Thus all memories 
In the fOllOWillg description Of  the invention, it Will 
first be assumed that the effective address is to be 
fetched from an added memory. Then the alternative of 
fetching the effective address from main memory will 15 will be enabled. When the third and fourth 
be described with reference to a switch Si placed in its 
alternate position. 
enables an 8-bit register 18 to store the next byte of the 
of the ZERO page location used for indirect addressing. 
The Output Of the decoder l6 is a bit which disabled and the added memory selected is enabled 
The high-order address byte (HAB) required to address 
the page is imp1ied in the OP ‘ODE, so that 
Once the microprocessor has the LAB for addressing 
the 
are addressed in parallel in the usual manner, but for a 
special indirect addressing instruction, the main mem- 
ory 12 is disabled by the added memory select unit 22, 
page, the effective address may be read from 25 but not until the third clock, so that in response to the the ZERO page, but in this case it will be in an added third clock, the LAB of the effective address is read 
from added memory. The HAB of the address is then memory. A decoder 20 decodes the LAB to determine that it is 
one of the ZERO page addresses dedicated to the added read on the fourth clock pulse, and the indicated opera- memories (there is one such LAB for each memory 3o tion (read or write) is performed on the location to 
added). Immediately the output of the LAB decoder which the effective address points. 
enables an added memory =Iect unit 22 which in turn The first embodiment of the invention illustrated in 
added memory, much the Same as the page decoder 14 the position shown provides both the effective address 
enables a selected page of memory. However, it should 35 and the memory location for the Operation in added 
disables the main memory 12, and enables a selected FIG. 1 by the COnfigUratiOn shown with the switch SI in 
be noted that the enable signal to the added memory memory. While that may have its &vious advantage of 
selected is in addition to the page select signal applied shifting more Of the Prograp burden Onto the added 
from the page decoder to all memories in parallel. Only memory, there is adisadvantage of not having theeffec- 
and low-order address byte (LAB) applied to all memo- 40 a user may want to program Operations On the effective 
the one memory enabled will respond to the page =Iect tive address readily accessible for operation on it. Since 
address, it may be advisable to have the effective ad- ries over the address bus. 
The microprocessor and memory system are syn- dress stored in main memory. In that case the configura- 
chronous, me microprocessor operates with an exter- tion of the present invention is modified by placing the 
n&y generated clock pulse (p2 shown in FIG. 2. ne 42 switch SI in its alternate position such that a 2-clock 
clock pulses are used in the microprocasor to tirne its 45 delay 24 is introduced in the enable signal for the added 
sequence control unit, which in turn provides read/- memory select unit. In that case the third and fourth 
write sequencing control of memory. Consequently, it is clocks ofthe sequence occur while the main memory is 
to be understood that the added decoding still enabled so that the effective address is read from 
prised of the OP CODE decoder 16, &bit register 18, main memory. The delay is indicated in FIG. 2 by a 
LAB decoder 20 and added memory select unit 22 also 50 broken line. At the end Of that delay, the Unit 22 enables 
receive the system clock for synchronous operation, as an added memory selected, and disables the main mem- 
well as other sequence control signals, although not ory. Consequently, until the fifth clock Pulse, access is 
shown in the drawing. For example, the special instruc- to the main memory, then the operation during the fifth 
tion decoder 16 receives the same sync control signal clock Pulse is on a ~ocation in the added memory se- 
that the instruction register of the microprocessor re- 55 lected by the unit 22. 
ceives to store the OP CODE of each instruction. It is FIG. 3 illustrates Pictorially the memory system of 
assumed that this decoder 16 has a register for storing this second embodiment. As noted hereinbefore, the 
the OP CODE of each instruction and that the decoder main memory has a capacity of 65,536 bytes, with 256 
then generates a single bit output only while a special bytes per page. Each of the added memories has an 
indirect addressing instruction is present in the register, 60 identical capacity, and in the example shown there are 
thus automatically clearing the single bit output when a eight additional memories. The 6502 microprocessor 
new instruction is read out of main memory. However, addresses are called in the hexidecimal mode (base six- 
in practice the decoding may be done on the OP CODE teen), with digit symbols 0 through 9 and A through F. 
while it is on the data bus, and a single bit output stored For clarity of the example, the address is shown in only 
instead, in which case the single bit is cleared after each 65 one byte, namely the LAB. Thus an address of OO40 
instruction has been completed. In either case the single represents the address number 0064 (in decimal nota- 
bit output of the decoder signals that this is a special tion) of one page. The decimal equivalents of the hex- 
indirect addressing instruction, and that the LAB which idecimal addresses are shown in parentheses in FIG. 3. 
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All addresses on the zero page (shown expanded) of 
the main memory are within the range of oo00 to OOFF 
(oo00 to 0255). If an instruction is executed with an 
address within this range, the operation called for will 
be carried out unchanged on the contents of any loca- 
tion on that page-in the usual manner. In the standard 
mode of operation of the 6502, this would also be true 
for all indirect commands. However, the inclusion of 
decoding means for recognizing the special indirect 
addressing instructions will cause the effective address 
read from the ZERO page of main memory to point to 
a location in an added memory associated with the LAB 
of the instruction. This effective address may have some 
unique value (Y) added to it so that in fact the operation 
of the instruction is on the location of the effective 
address plus Y added to its HAB-LAB, in addition to 
having the effective address available in main memory 
for the user to program changes in that effective ad- 
dress. For the first embodiment (switch Si in position 
shown) the expanded ZERO page shown in FIG. 3 is 
not in main memory, but in the added memory selected. 
A section of the ZERO page shown expanded extends 
from OO40 to 004F (0064 to 0079, in decimal notation) 
for a total of eight special address locations, each dedi- 
cated to one added memory. Hence any indirect ad- 
dressing OP CODE followed by an address located in 
this section will cause the address stored at that location 
to be put on the address bus. Specifically, if the com- 
mand taken from a location in main memory is "Indi- 
rect, Y," with the single address 0042 (0066), then the 
contents of location 0042-0043 on ZERO page are 
added to the contents of the Y register and the result is 
put on the address bus. If the Y register held a OOO1 at 
the time, then the address held in 0042-0043 would be 
increased by one and put on the address bus. The ma- 
chine would thus go to that new address in the added 
memory associated with 0042 to carry out the instruc- 
tion. 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to  those skilled in the art. Consequently, it is 
intended that the claims be interpreted to cover such 
modifications and equivalents. 
What is claimed is: 
1. In a microprocessor system having a main memory 
for storing a program and data, said program including 
a set of indirect addressing instructions of a specified 
type, each having a detectable operations code accom- 
panied by an address pointing to a memory location 
containing an effective address of a memory location on 
which the instruction is to operate, apparatus for ex- 
panding the memory address spaces of said system be- 
yond its address word length capacity comprising 
a plurality of added memories connected in parallel 
with said main memory, each associated with a 
different address pointing to a memory location 
from which an effective address is to be read from 
instructions of said set, 
means for decoding the operations code of instruc- 
tions, and 
means responsive to said operations code decoding 
means, when said decoding means decodes an op- 
erations code for an instruction of said set of indi- 
rect addressing instructions of said specified type, 
for decoding the pointing address which accompa- 
nies an operations code of an instruction of said set, 
and means responsive to said address decoding 
8 
means for disabling said main memory and enabling 
a selected one of said added memories to cause the 
effective address of the instruction to be operative 
in accessing an added memory associated with the 
pointing address of an instruction of said set, when 
said decoding means decodes an operations code 
for an instruction of said set of indirect addressing 
instructions of said specified type, and for not dis- 
abling said main memory, and not enabling any 
added memory, when said decoding means does 
not decode an operations code for an instruction of 
said set of indirect addressing instructions of said 
specified type. 
2. Apparatus as defined in claim 1 wherein said en- 
15 abling means is effective to enable said added memory 
before said effective address is read. 
3. Apparatus as defined in claim 1 including means for 
delaying said enabling means from enabling said added 
memory until after said effective address is read. 
4. In a microprocessor system capable of executing 
indirect addressing instructions of a specified type, a 
method of expanding the system memory beyond its 
address word length capacity with memories added in 
parallel with the main memory of the system, said added 
25 memories being normally disabled, comprising the steps 
of associating each added memory with a different loca- 
tion address in said main memory, decoding the opera- 
tions code of each instruction read from said main mem- 
ory to determine if it is of the specified indirect address- 
30 ing type, and if of said type, decoding the address in the 
instruction that includes the operations code in an in- 
struction of said type to select an associated added 
memory, and in response to decoding the operations 
code of an instruction of said specified type, enabling 
35 the selected added memory while disabling said main 
memory to cause the indirect address instruction to be 
executed utilizing a memory location in the selected 
added memory, and if not of said specified indirect 
addressing type, allowing the address of the instruction 
40 to access the main memory, whereby memories can be 
added without requiring special preliminary instruction 
to be executed before the added memory may be ac- 
cessed by an indirect addressing instruction of the speci- 
fied type. 
5. A method as defined in claim 4 wherein said ad- 
dress associated with said operations code of an indirect 
addressing instruction of said specified type points to a 
memory location containing the address of an effective 
address for the instruction, and where said added mem- 
50 ory is enabled only after said effective address is read 
whereby said effective address is read from said main 
memory. 
6. A method as defined in claim 4 wherein said ad- 
dress associated with said operations code of an indirect 
55 addressing instruction of said specified type points to a 
memory location containing the address of an effective 
address for the instruction, and where said added mem- 
ory is enabled before said effective address is read 
whereby said effective address is read from said added 
7. In a microprocessor system having an address bus 
for a number 2N of bits in an address for a predeter- 
mined maximum number 22N of address spaces, each 
address space corresponding to a word storage location 
65 in a main memory of N bits, apparatus for addressing 
added memories, each added memory being connected 
in parallel with said main memory, but normally dis- 
abled, and having a number of word storage locations 
5 
10 
20 
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corresponding to said main memory, said microproces- 
sor system using indirect addressing instructions com- 
prised of an operations code and an N-bit address to a 
location in a predetermined page in said main memory 
where the pointer to a location in a page of memory 5 
storing an effective address may be found, said pointer 
consisting of an N-bit word designating a page location 
and an N-bit word designating a page of memory, the 
combination comprising 
consisting of an N-bit word designating a page location 
and an N-bit word designating a page of memory, com- 
prising the steps of, 
dedicating unique locations in said predetermined 
page in main memory to indicate the use of differ- 
ent associated ones of said added memories, 
programming selected indirect addressing instruc- 
tions of a specified type with an N-bit address fol- 
lowing an operations code, which address corre- 
means for decoding the operations code of instruc- 10 sponds to a memory location in said predetermined 
tions of a predetermined set of said indirect ad- page of main memory associated with a selected 
dressing instructions, one of said added memories, 
means responsive to said operations code decoding decoding the operations code of each instruction 
means for decoding the N-bit address which fol- being executed by said microprocessor system to 
lows an operations code of an instruction of said 15 detect an indirect addressing instruction of said 
set, and specified type, 
means responsive to said address decoding means for in response to decoding said operations code, decod- 
enabling a selected one of said added memories to ing the N-bit address which follows the operations 
cause the effective address of the instruction to be code of an indirect addressing instruction of said 
read from two successive memory locations, the 20 specified type to determine if it is to one of said 
first of which is addressed by said instruction ad- locations dedicated to an added memory before 
dress, to be operative in accessing an added mem- reading from said N-bit address of said predeter- 
ory associated with said instruction address. mined page, and the next address in sequence, an 
8. Apparatus as defined in claim 7 wherein said en- effective address for the indirect addressing in- 
abling means is effective immediately upon decoding 25 struction, said effective address comprising an 
said instruction address, whereby said added memory is N-bit page address, and an N-bit location address, 
enabled before said effective address is read in two and 
bytes from said predetermined page in an added mem- in response to decoding the N-bit address which fol- 
ory. lows the operations code of an indirect addressing 
instruction of said specified type for an address to a 
delaying said enabling means from enabling said added location dedicated to an added memory, enabling 
memory until after said effective address is read in two one of said memories associated with the one of 
bytes from said predetermined page in said main mem- said dedicated locations decoded and disabling said 
ory. main memory while addressing memory for opera- 
tion of said indirect addressing instruction on a 
for a number 2N of bits in an address for a predeter- location in added memory. 
mined maximum number 2m of address spaces, each 11. A method as defined in claim 10 wherein said 
address space corresponding to a word storage location added memory is not enabled until said effective ad- 
in a main memory of N bits, a method for addressing dress is read from main memory, whereby said effective 
added memories, each added memory being connected 40 address is readily accessible for modification by said 
in parallel with said main memory, but normally dis- microprocessor system under programmed control. 
abled, and having a number of word storage locations 12. A method as defined in claim 10 wherein said 
corresponding to said main memory, said microproces- added memory is enabled immediately upon decoding 
sor system using indirect addressing instructions com- an address to a location dedicated to an added memory, 
prised of an operations code and an N-bit address to a 45 whereby said effective address is read from said added 
location in a predetermined page in said main memory memory to relieve said main memory of the burden of 
where the pointer to a location in a page of memory storing said effective address. 
storing an effective address may be found, said pointer 
9. Apparatus as defined in claim 7 including means for 30 
10. In a microprocessor system having an address bus 35 
* * I * *  
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